A unified approach to topology generation and optimal sizing of floorplans
No Thumbnail Available
Date
1998-09
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
AND-OR graph search, VLSI floorplaning
Citation
IEEE Transactions on computer -Aided Design of Integrated Circuits and Systems,v.17,no.2,p.126-135