A pipeline architechture for computing euler number of a binary image

No Thumbnail Available

Files

Binder7.pdf (3.05 MB)

Date

2005

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Euler number, Image processing, Pipeline architecture, VLSI implementation

Citation

Journal of systems architecture,V51,P470-487

URI

http://hdl.handle.net/10263/2783

Collections

Computer Science

Endorsement

Review

Supplemented By

Referenced By