Hierarchical partitioning of VLSI floorplans by staircases
No Thumbnail Available
Date
2007
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Floorplanning, Global routing, Network flow, N P completeness, Balanced bipartitioning
Citation
ACM Transactions on design automation of electronic systemsV12,P141-159