Fast parallel algorithm for ternary multiplication using multivalued IL technology

dc.contributor.authorDe, Mallika
dc.contributor.authorSinha, Bhabani P
dc.date.accessioned2013-05-07T12:09:41Z
dc.date.available2013-05-07T12:09:41Z
dc.date.issued1994-05
dc.identifier.citationIEEETOC, v 43, no 5, p 603-607en_US
dc.identifier.urihttp://hdl.handle.net/10263/5351
dc.language.isoenen_US
dc.subjectBalanced ternary logicen_US
dc.subjectColumn compressionen_US
dc.subjectPrecarry additionen_US
dc.subjectSystolic architectureen_US
dc.subjectTernary multiplicationen_US
dc.titleFast parallel algorithm for ternary multiplication using multivalued IL technologyen_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
Fast parallel algorithm for ternary multiplication using multivalued IL technology-IEEETOC-43-5-1994 .pdf
Size:
1.04 MB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:

Collections