An efficient scan tree design for compact test pattern set

dc.contributor.authorBanerjee, S
dc.contributor.authorRoychowdhury, D
dc.contributor.authorBhattacharya, Bhargab B
dc.date.accessioned2011-08-04T12:25:16Z
dc.date.available2011-08-04T12:25:16Z
dc.date.issued2007
dc.identifier.citationIEEE transaction on pattern analysis and machine intelligence,V29,9,P1590-1602en_US
dc.identifier.urihttp://hdl.handle.net/10263/2293
dc.language.isoenen_US
dc.subjectDesign for testabilityen_US
dc.subjectScan pathen_US
dc.subjectSpace compactionen_US
dc.subjectStuck at faultsen_US
dc.subjectTestingen_US
dc.subjectVery large scale integrationen_US
dc.titleAn efficient scan tree design for compact test pattern seten_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
an efficient scan tree design for compact test pattern set.pdf
Size:
337.55 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: