Design of parity testable combinational circuits
No Thumbnail Available
Date
1989
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Parity testable, Combinational circuit, Maximal supergates, Single external test-mode pin
Citation
IEEE Transactions on Computers,v.38 ,no.11 ,p.1580-1584