Algorithm for mapping boolean network to LUT based FPGAs
No Thumbnail Available
Files
Date
2001
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Indian Statistical Institute, Kolkata
Abstract
Description
Dissertation under the supervision of Dr. Sushmita Sur-Kolay
Keywords
FPGA, DAG-map algorithms, Boolean network, Mapping
Citation
47p.