Partial reconfiguration of field programmable gate array devices using xilinx architecture

dc.contributor.authorRoy Chowdhury, Ayan
dc.date.accessioned2016-07-06T16:40:35Z
dc.date.available2016-07-06T16:40:35Z
dc.date.issued2007
dc.descriptionDissertation under the supervision of Dr. Susmita Sur-Koleyen_US
dc.identifier.citation41p.en_US
dc.identifier.urihttp://hdl.handle.net/10263/6366
dc.language.isoenen_US
dc.publisherIndian Statistical Institute, Kolkataen_US
dc.relation.ispartofseriesDissertation;2007-203
dc.subjectFPGAen_US
dc.subjectPartitioneren_US
dc.subjectAlgorithmsen_US
dc.subjectDynamic reconfigurationen_US
dc.subjectPartial reconfigurationen_US
dc.subjectXilinx architectureen_US
dc.titlePartial reconfiguration of field programmable gate array devices using xilinx architectureen_US
dc.typeThesisen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
Diss-203.pdf
Size:
796.09 KB
Format:
Adobe Portable Document Format
Description:
Dissertation is the original PDF

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: