Synthesis of symmetric functions for path delay fault testability

dc.contributor.authorChakrabarti, S
dc.contributor.authorDas, S
dc.contributor.authorDas, D K
dc.contributor.authorBhattacharya, Bhargab B
dc.date.accessioned2012-05-07T18:50:53Z
dc.date.available2012-05-07T18:50:53Z
dc.date.issued2000
dc.identifier.citationIEEE Transaction on CAD,V19,P1076-1081en_US
dc.identifier.urihttp://hdl.handle.net/10263/3853
dc.language.isoenen_US
dc.subjectDelay faulten_US
dc.subjectSymmetric boolean functionen_US
dc.subjectSynthesis for testibilityen_US
dc.titleSynthesis of symmetric functions for path delay fault testabilityen_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
Binder1.pdf
Size:
1.54 MB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:

Collections