Synthesis of symmetric functions for path delay fault testability

No Thumbnail Available

Files

Binder1.pdf (1.54 MB)

Date

2000

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Delay fault, Symmetric boolean function, Synthesis for testibility

Citation

IEEE Transaction on CAD,V19,P1076-1081

URI

http://hdl.handle.net/10263/3853

Collections

Computer Science

Endorsement

Review

Supplemented By

Referenced By