Via minimization in VLSI routing with movable terminals
No Thumbnail Available
Date
1989-08
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Design automation, VLSI channel and switch box routing, Via minimization, Permutation graphs
Citation
IEEE Transactions on Computer-Aided Design, v 8, no.8, p917-920